

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	124	forward adj body adj bias	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:43
L2	74	tang-stephen-h\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:43
L3	82	khellah-muhammad-m\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:43
L4	117	somasekhar-dinesh.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:43
L5	256	de-vivek-k\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:44
L6	69	tschanz-james-w\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/11/12 09:44

Day : Monday
Date: 11/12/2007


PALM INTRANET

Time: 09:39:43

Inventor Name Search Result

Your Search was:

Last Name = TANG

First Name = STEPHEN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	TANG, STEPHEN
10987278	Not Issued	41	11/12/2004	Level shifter	TANG, STEPHEN
11066395	7031203	150	02/28/2005	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	TANG, STEPHEN
11111060	7199617	150	04/21/2005	LEVEL SHIFTER	TANG, STEPHEN
10014009	Not Issued	161	12/10/2001	BALANCING GATE-LEAKAGE CURRENT IN DIFFERENTIAL PAIR CIRCUITS	TANG, STEPHEN H.
10025047	6693332	150	12/19/2001	CURRENT REFERENCE APPARATUS	TANG, STEPHEN H.
10162929	6643199	150	06/04/2002	MEMORY WITH REDUCED SUB-THRESHOLD LEAKAGE CURRENT IN DYNAMIC BIT LINES OF READ PORTS	TANG, STEPHEN H.
10267951	6784722	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY BIAS GRID	TANG, STEPHEN H.
10330652	7200068	150	12/27/2002	MULTI-PORTED REGISTER FILES	TANG, STEPHEN H.
10334644	6710642	150	12/30/2002	BIAS GENERATION CIRCUIT	TANG, STEPHEN H.
10673283	Not Issued	161	09/30/2003	Local bias generator for adaptive forward body bias	TANG, STEPHEN H.
10689128	6975005	150	10/20/2003	CURRENT REFERENCE APPARATUS AND SYSTEMS	TANG, STEPHEN H.

<u>10716755</u>	<u>7072205</u>	150	11/19/2003	FLOATING-BODY DRAM WITH TWO-PHASE WRITE	TANG, STEPHEN H.
<u>10721184</u>	<u>7002842</u>	150	11/26/2003	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	TANG, STEPHEN H.
<u>10738216</u>	<u>7020041</u>	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TANG, STEPHEN H.
<u>10740551</u>	<u>6952376</u>	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	TANG, STEPHEN H.
<u>10746148</u>	<u>6906973</u>	150	12/24/2003	BITE-LINE DROOP REDUCTION	TANG, STEPHEN H.
<u>10747084</u>	<u>6870418</u>	150	12/30/2003	TEMPERATURE AND/OR PROCESS INDEPENDENT CURRENT GENERATION CIRCUIT	TANG, STEPHEN H.
<u>10749734</u>	<u>7123500</u>	150	12/30/2003	1P1N 2T GAIN CELL	TANG, STEPHEN H.
<u>10750566</u>	<u>7001811</u>	150	12/31/2003	METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	TANG, STEPHEN H.
<u>10750572</u>	<u>6992339</u>	150	12/31/2003	ASYMMETRIC MEMORY CELL	TANG, STEPHEN H.
<u>10812894</u>	Not Issued	71	03/31/2004	SRAM device having forward body bias control	TANG, STEPHEN H.
<u>10879480</u>	<u>7098507</u>	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	TANG, STEPHEN H.
<u>10879486</u>	Not Issued	61	06/30/2004	Method, apparatus and system of adjusting one or more performance-related parameters of a processor	TANG, STEPHEN H.
<u>10880337</u>	<u>7102358</u>	150	06/29/2004	OVERVOLTAGE DETECTION APPARATUS, METHOD, AND SYSTEM	TANG, STEPHEN H.
<u>10881001</u>	<u>7120072</u>	150	06/30/2004	TWO TRANSISTOR GAIN CELL, METHOD, AND SYSTEM	TANG, STEPHEN H.
<u>10942019</u>	Not Issued	71	09/16/2004	Charge storage memory cell	TANG, STEPHEN H.
<u>10953865</u>	Not	161	09/30/2004	System and method for applying	TANG, STEPHEN

	Issued			within-die adaptive body bias	H.
<u>10954537</u>	<u>7110278</u>	150	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	TANG, STEPHEN H.
<u>10954931</u>	<u>7061806</u>	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	TANG, STEPHEN H.
<u>10956195</u>	<u>7206249</u>	150	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	TANG, STEPHEN H.
<u>10956285</u>	Not Issued	93	09/30/2004	NON VOLATILE DATA STORAGE THROUGH DIELECTRIC BREAKDOWN	TANG, STEPHEN H.
<u>10956407</u>	<u>7075821</u>	150	09/30/2004	APPARATUS AND METHOD FOR A ONE-PHASE WRITE TO A ONE-TRANSISTOR MEMORY CELL ARRAY	TANG, STEPHEN H.
<u>10979605</u>	<u>7102951</u>	150	11/01/2004	OTP ANTIFUSE CELL AND CELL ARRAY	TANG, STEPHEN H.
<u>10982266</u>	<u>7106128</u>	150	11/03/2004	PROCESSOR APPARATUS WITH BODY BIAS CIRCUITRY TO DELAY THERMAL THROTTLING	TANG, STEPHEN H.
<u>11008666</u>	Not Issued	90	02/22/2005	2-TRANSISTOR FLOATING-BODY DRAM	TANG, STEPHEN H.
<u>11027476</u>	Not Issued	61	12/28/2004	One time programmable memory	TANG, STEPHEN H.
<u>11038134</u>	<u>7164307</u>	150	01/21/2005	BIAS GENERATOR FOR BODY BIAS	TANG, STEPHEN H.
<u>11038394</u>	<u>7236045</u>	150	01/21/2005	BIAS GENERATOR FOR BODY BIAS	TANG, STEPHEN H.
<u>11053786</u>	Not Issued	161	02/09/2005	Non strobe sensing circuit	TANG, STEPHEN H.
<u>11134450</u>	Not Issued	95	05/23/2005	REDUCING POWER CONSUMPTION IN INTEGRATED CIRCUITS	TANG, STEPHEN H.
<u>11151982</u>	<u>7230846</u>	150	06/14/2005	PURGE-BASED FLOATING BODY MEMORY	TANG, STEPHEN H.
<u>11158518</u>	<u>7167397</u>	150	06/21/2005	APPARATUS AND METHOD FOR PROGRAMMING A MEMORY ARRAY	TANG, STEPHEN H.
<u>11170504</u>	<u>7262107</u>	150	06/29/2005	CAPACITOR STRUCTURE FOR A LOGIC PROCESS	TANG, STEPHEN H.
<u>11239903</u>	<u>7280425</u>	150	09/30/2005	DUAL GATE OXIDE ONE TIME PROGRAMMABLE (OTP)	TANG, STEPHEN H.

				ANTIFUSE CELL	
11268098	Not Issued	61	11/07/2005	Asymmetric memory cell	TANG, STEPHEN H.
11268430	Not Issued	41	11/07/2005	Memory cell without halo implant	TANG, STEPHEN H.
11289621	7057927	150	11/30/2005	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	TANG, STEPHEN H.
11295400	Not Issued	30	12/06/2005	Component reliability budgeting system	TANG, STEPHEN H.
11320789	Not Issued	93	12/30/2005	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TANG, STEPHEN H.

[Search and Display More Records.](#)

	Last Name	First Name	
Search Another: Inventor	<input type="text" value="tang"/>	<input type="text" value="stephen"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday
Date: 11/12/2007


PALM INTRANET

Time: 09:40:15

Inventor Name Search Result

Your Search was:

Last Name = KHELLAH

First Name = MUHAMMAD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10117163	6724648	150	04/05/2002	SRAM ARRAY WITH DYNAMIC VOLTAGE FOR REDUCING ACTIVE LEAKAGE POWER	KHELLAH, MUHAMMAD
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	KHELLAH, MUHAMMAD
10750566	7001811	150	12/31/2003	METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	KHELLAH, MUHAMMAD
11066395	7031203	150	02/28/2005	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	KHELLAH, MUHAMMAD
11648490	Not Issued	17	12/28/2006	Memory cell bit valve loss detection and restoration	KHELLAH, MUHAMMAD
10273627	6801463	150	10/17/2002	METHOD AND APPARATUS FOR LEAKAGE COMPENSATION WITH FULL VCC PRE-CHARGE	KHELLAH, MUHAMMAD M.
10305753	6909652	150	11/26/2002	SRAM BIT-LINE REDUCTION	KHELLAH, MUHAMMAD M.
10330652	7200068	150	12/27/2002	MULTI-PORTED REGISTER FILES	KHELLAH, MUHAMMAD M.
10334410	6784688	150	12/30/2002	SKEWED REPEATER BUS	KHELLAH, MUHAMMAD M.
10334456	6831871	150	12/30/2002	STABLE MEMORY CELL READ	KHELLAH, MUHAMMAD M.
10334746	Not Issued	71	12/31/2002	Method and apparatus for bus repeater tapering	KHELLAH, MUHAMMAD M.
10716755	7072205	150	11/19/2003	FLOATING-BODY DRAM WITH TWO-PHASE WRITE	KHELLAH, MUHAMMAD M.

<u>10721184</u>	<u>7002842</u>	150	11/26/2003	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	KHELLAH, MUHAMMAD M.
<u>10738216</u>	<u>7020041</u>	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	KHELLAH, MUHAMMAD M.
<u>10738220</u>	<u>6876571</u>	150	12/18/2003	STATIC RANDOM ACCESS MEMORY HAVING LEAKAGE REDUCTION CIRCUIT	KHELLAH, MUHAMMAD M.
<u>10740551</u>	<u>6952376</u>	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	KHELLAH, MUHAMMAD M.
<u>10746148</u>	<u>6906973</u>	150	12/24/2003	BITE-LINE DROOP REDUCTION	KHELLAH, MUHAMMAD M.
<u>10749734</u>	<u>7123500</u>	150	12/30/2003	1P1N 2T GAIN CELL	KHELLAH, MUHAMMAD M.
<u>10750572</u>	<u>6992339</u>	150	12/31/2003	ASYMMETRIC MEMORY CELL	KHELLAH, MUHAMMAD M.
<u>10810093</u>	<u>6985380</u>	150	03/26/2004	SRAM WITH FORWARD BODY BIASING TO IMPROVE READ CELL STABILITY	KHELLAH, MUHAMMAD M.
<u>10812894</u>	Not Issued	71	03/31/2004	SRAM device having forward body bias control	KHELLAH, MUHAMMAD M.
<u>10813084</u>	<u>6992603</u>	150	03/31/2004	SINGLE-STAGE AND MULTI-STAGE LOW POWER INTERCONNECT ARCHITECTURES	KHELLAH, MUHAMMAD M.
<u>10879480</u>	<u>7098507</u>	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	KHELLAH, MUHAMMAD M.
<u>10880337</u>	<u>7102358</u>	150	06/29/2004	OVERVOLTAGE DETECTION APPARATUS, METHOD, AND SYSTEM	KHELLAH, MUHAMMAD M.
<u>10880988</u>	Not Issued	93	06/30/2004	INTERCONNECT STRUCTURE IN INTEGRATED CIRCUITS	KHELLAH, MUHAMMAD M.
<u>10881001</u>	<u>7120072</u>	150	06/30/2004	TWO TRANSISTOR GAIN CELL, METHOD, AND SYSTEM	KHELLAH, MUHAMMAD M.
<u>10942019</u>	Not	71	09/16/2004	Charge storage memory cell	KHELLAH,

	Issued				MUHAMMAD M.
<u>10947765</u>	<u>7183795</u>	150	09/23/2004	MAJORITY VOTER APPARATUS, SYSTEMS, AND METHODS	KHELLAH, MUHAMMAD M.
<u>10954537</u>	<u>7110278</u>	150	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	KHELLAH, MUHAMMAD M.
<u>10954931</u>	<u>7061806</u>	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	KHELLAH, MUHAMMAD M.
<u>10956195</u>	<u>7206249</u>	150	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	KHELLAH, MUHAMMAD M.
<u>10956285</u>	Not Issued	93	09/30/2004	NON VOLATILE DATA STORAGE THROUGH DIELECTRIC BREAKDOWN	KHELLAH, MUHAMMAD M.
<u>10956407</u>	<u>7075821</u>	150	09/30/2004	APPARATUS AND METHOD FOR A ONE-PHASE WRITE TO A ONE-TRANSISTOR MEMORY CELL ARRAY	KHELLAH, MUHAMMAD M.
<u>10979605</u>	<u>7102951</u>	150	11/01/2004	OTP ANTIFUSE CELL AND CELL ARRAY	KHELLAH, MUHAMMAD M.
<u>11001870</u>	Not Issued	93	12/01/2004	MEMORY CIRCUIT	KHELLAH, MUHAMMAD M.
<u>11008666</u>	Not Issued	90	02/22/2005	2-TRANSISTOR FLOATING-BODY DRAM	KHELLAH, MUHAMMAD M.
<u>11027476</u>	Not Issued	61	12/28/2004	One time programmable memory	KHELLAH, MUHAMMAD M.
<u>11053786</u>	Not Issued	161	02/09/2005	Non strobe sensing circuit	KHELLAH, MUHAMMAD M.
<u>11053788</u>	<u>7236005</u>	150	02/09/2005	MAJORITY VOTER CIRCUIT DESIGN	KHELLAH, MUHAMMAD M.
<u>11059174</u>	Not Issued	41	02/16/2005	Representative majority voter for bus invert coding	KHELLAH, MUHAMMAD M.
<u>11134450</u>	Not Issued	95	05/23/2005	REDUCING POWER CONSUMPTION IN INTEGRATED CIRCUITS	KHELLAH, MUHAMMAD M.
<u>11137905</u>	Not Issued	161	05/25/2005	Memory with dynamically adjustable supply	KHELLAH, MUHAMMAD M.
<u>11151982</u>	<u>7230846</u>	150	06/14/2005	PURGE-BASED FLOATING BODY MEMORY	KHELLAH, MUHAMMAD M.
<u>11158518</u>	<u>7167397</u>	150	06/21/2005	APPARATUS AND METHOD FOR PROGRAMMING A MEMORY ARRAY	KHELLAH, MUHAMMAD M.
<u>11169106</u>	<u>7236410</u>	150	06/27/2005	MEMORY CELL DRIVER	KHELLAH,

				CIRCUITS	MUHAMMAD M.
11170504	7262107	150	06/29/2005	CAPACITOR STRUCTURE FOR A LOGIC PROCESS	KHELLAH, MUHAMMAD M.
11172078	Not Issued	161	06/29/2005	Memory circuit	KHELLAH, MUHAMMAD M.
11172742	7295474	150	06/30/2005	OPERATING AN INFORMATION STORAGE CELL ARRAY	KHELLAH, MUHAMMAD M.
11225912	7230842	150	09/13/2005	MEMORY CELL HAVING P-TYPE PASS DEVICE	KHELLAH, MUHAMMAD M.
11239903	7280425	150	09/30/2005	DUAL GATE OXIDE ONE TIME PROGRAMMABLE (OTP) ANTIFUSE CELL	KHELLAH, MUHAMMAD M.

[Search and Display More Records.](#)

Search Another: Inventor	Last Name	First Name	
	<input type="text" value="khellah"/>	<input type="text" value="muhammad"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday
Date: 11/12/2007


PALM INTRANET

Time: 09:40:50

Inventor Name Search Result

Your Search was:

Last Name = SOMASEKHAR

First Name = DINESH

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08412183	Not Issued	161	03/28/1995	APPARATUS AND METHOD FOR A REDUCED POWER MEMORY DIFFERENTIAL VOLTAGE SENSE-AMPLIFIER	SOMASEKHAR, DINESH
08937832	6014041	150	09/26/1997	DIFFERENTIAL CURRENT SWITCH LOGIC GATE	SOMASEKHAR, DINESH
08997071	6002272	150	12/23/1997	TRI-RAIL DOMINO CIRCUIT	SOMASEKHAR, DINESH
09539933	6421289	150	03/31/2000	METHOD AND APPARATUS FOR CHARGE-TRANSFER PRE-SENSING	SOMASEKHAR, DINESH
09690513	6496402	150	10/17/2000	NOISE SUPPRESSION FOR OPEN BIT LINE DRAM ARCHITECTURES	SOMASEKHAR, DINESH
09690687	6421269	150	10/17/2000	LOW-LEAKAGE MOS PLANAR CAPACITORS FOR USE WITHIN DRAM STORAGE CELLS	SOMASEKHAR, DINESH
09733216	6459316	150	12/08/2000	FLIP FLOP CIRCUIT	SOMASEKHAR, DINESH
09733482	6701339	150	12/08/2000	PIPELINED COMPRESSOR CIRCUIT	SOMASEKHAR, DINESH
09740104	6351156	150	12/18/2000	Noise reduction circuit	SOMASEKHAR, DINESH
09796072	6982589	150	02/28/2001	MULTI-STAGE MULTIPLEXER	SOMASEKHAR, DINESH
09823575	6608786	150	03/30/2001	APPARATUS AND METHOD FOR A MEMORY STORAGE CELL LEAKAGE CANCELLATION SCHEME	SOMASEKHAR, DINESH
09873557	7080111	150	06/04/2001	FLOATING POINT MULTIPLY ACCUMULATOR	SOMASEKHAR, DINESH

<u>09873721</u>	<u>6889241</u>	150	06/04/2001	FLOATING POINT ADDER	SOMASEKHAR, DINESH
<u>09941053</u>	<u>6567329</u>	150	08/28/2001	MULTIPLE WORD-LINE ACCESSING AND ACCESSOR	SOMASEKHAR, DINESH
<u>09966586</u>	<u>6757784</u>	150	09/28/2001	HIDING REFRESH OF MEMORY AND REFRESH- HIDDEN MEMORY	SOMASEKHAR, DINESH
<u>10117163</u>	<u>6724648</u>	150	04/05/2002	SRAM ARRAY WITH DYNAMIC VOLTAGE FOR REDUCING ACTIVE LEAKAGE POWER	SOMASEKHAR, DINESH
<u>10208130</u>	<u>6597223</u>	150	07/30/2002	FLIP FLOP CIRCUIT	SOMASEKHAR, DINESH
<u>10241791</u>	<u>6707708</u>	150	09/10/2002	STATIC RANDOM ACCESS MEMORY WITH SYMMETRIC LEAKAGE- COMPENSATED BIT LINE	SOMASEKHAR, DINESH
<u>10267951</u>	<u>6784722</u>	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY BIAS GRID	SOMASEKHAR, DINESH
<u>10273627</u>	<u>6801463</u>	150	10/17/2002	METHOD AND APPARATUS FOR LEAKAGE COMPENSATION WITH FULL VCC PRE-CHARGE	SOMASEKHAR, DINESH
<u>10300398</u>	<u>6721222</u>	150	11/19/2002	NOISE SUPPRESSION FOR OPEN BIT LINE DRAM ARCHITECTURES	SOMASEKHAR, DINESH
<u>10305753</u>	<u>6909652</u>	150	11/26/2002	SRAM BIT-LINE REDUCTION	SOMASEKHAR, DINESH
<u>10316728</u>	<u>6707755</u>	150	12/11/2002	HIGH VOLTAGE DRIVER	SOMASEKHAR, DINESH
<u>10324177</u>	<u>6879531</u>	150	12/19/2002	REDUCED READ DELAY FOR SINGLE-ENDED SENSING	SOMASEKHAR, DINESH
<u>10324178</u>	<u>6724649</u>	150	12/19/2002	MEMORY CELL LEAKAGE REDUCTION	SOMASEKHAR, DINESH
<u>10334456</u>	<u>6831871</u>	150	12/30/2002	STABLE MEMORY CELL READ	SOMASEKHAR, DINESH
<u>10461293</u>	<u>6801465</u>	150	06/13/2003	APPARATUS AND METHOD FOR A MEMORY STORAGE CELL LEAKAGE CANCELLATION SCHEME	SOMASEKHAR, DINESH
<u>10691342</u>	Not	161	10/21/2003	Hiding refresh of memory and	SOMASEKHAR,

	Issued			refresh-hidden memory	DINESH
<u>10716755</u>	<u>7072205</u>	150	11/19/2003	FLOATING-BODY DRAM WITH TWO-PHASE WRITE	SOMASEKHAR, DINESH
<u>10721178</u>	<u>7246215</u>	150	11/26/2003	SYSTOLIC MEMORY ARRAYS	SOMASEKHAR, DINESH
<u>10721184</u>	<u>7002842</u>	150	11/26/2003	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	SOMASEKHAR, DINESH
<u>10738216</u>	<u>7020041</u>	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	SOMASEKHAR, DINESH
<u>10738220</u>	<u>6876571</u>	150	12/18/2003	STATIC RANDOM ACCESS MEMORY HAVING LEAKAGE REDUCTION CIRCUIT	SOMASEKHAR, DINESH
<u>10740551</u>	<u>6952376</u>	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	SOMASEKHAR, DINESH
<u>10746148</u>	<u>6906973</u>	150	12/24/2003	BITE-LINE DROOP REDUCTION	SOMASEKHAR, DINESH
<u>10748222</u>	<u>6903984</u>	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	SOMASEKHAR, DINESH
<u>10749734</u>	<u>7123500</u>	150	12/30/2003	1P1N 2T GAIN CELL	SOMASEKHAR, DINESH
<u>10750566</u>	<u>7001811</u>	150	12/31/2003	METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	SOMASEKHAR, DINESH
<u>10750572</u>	<u>6992339</u>	150	12/31/2003	ASYMMETRIC MEMORY CELL	SOMASEKHAR, DINESH
<u>10810093</u>	<u>6985380</u>	150	03/26/2004	SRAM WITH FORWARD BODY BIASING TO IMPROVE READ CELL STABILITY	SOMASEKHAR, DINESH
<u>10812894</u>	Not Issued	71	03/31/2004	SRAM device having forward body bias control	SOMASEKHAR, DINESH
<u>10879480</u>	<u>7098507</u>	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	SOMASEKHAR, DINESH

10880337	7102358	150	06/29/2004	OVERVOLTAGE DETECTION APPARATUS, METHOD, AND SYSTEM	SOMASEKHAR, DINESH
10881001	7120072	150	06/30/2004	TWO TRANSISTOR GAIN CELL, METHOD, AND SYSTEM	SOMASEKHAR, DINESH
10942019	Not Issued	71	09/16/2004	Charge storage memory cell	SOMASEKHAR, DINESH
10947869	7109776	150	09/23/2004	GATING FOR DUAL EDGE- TRIGGERED CLOCKING	SOMASEKHAR, DINESH
10954537	7110278	150	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	SOMASEKHAR, DINESH
10954931	7061806	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	SOMASEKHAR, DINESH
10956195	7206249	150	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	SOMASEKHAR, DINESH
10956285	Not Issued	93	09/30/2004	NON VOLATILE DATA STORAGE THROUGH DIELECTRIC BREAKDOWN	SOMASEKHAR, DINESH

[Search and Display More Records.](#)

Search Another: Inventor	Last Name	First Name	<input type="button" value="Search"/>
	<input type="text" value="somasekhar"/>	<input type="text" value="dinesh"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Monday
Date: 11/12/2007

PALM INTRANET

Time: 09:41:42

Inventor Name Search Result

Your Search was:

Last Name = TSCHANZ

First Name = JAMES

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10956195	7206249	150	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	TSCHANZ, JAMES
11323675	Not Issued	71	12/30/2005	Error-detection flip-flop	TSCHANZ, JAMES
09608314	6429711	150	06/30/2000	STACK-BASED IMPULSE FLIP-FLOP WITH STACK NODE PRE-CHARGE AND STACK NODE PRE-DISCHARGE	TSCHANZ, JAMES W.
09672696	6632686	150	09/29/2000	SILICON ON INSULATOR DEVICE DESIGN HAVING IMPROVED FLOATING BODY EFFECT	TSCHANZ, JAMES W.
09707528	6744301	150	11/07/2000	SYSTEM USING BODY-BIASED SLEEP TRANSISTORS TO REDUCE LEAKAGE POWER WHILE MINIMIZING PERFORMANCE PENALTIES AND NOISE	TSCHANZ, JAMES W.
09820579	6608513	150	03/28/2001	FLIP-FLOP CIRCUIT HAVING DUAL-EDGE TRIGGERED PULSE GENERATOR	TSCHANZ, JAMES W.
09846514	Not Issued	161	04/30/2001	CMOS bus pulsing	TSCHANZ, JAMES W.
09846604	6515513	150	04/30/2001	REDUCING LEAKAGE CURRENTS IN INTEGRATED CIRCUITS	TSCHANZ, JAMES W.
09894465	6763484	150	06/28/2001	BODY BIAS USING SCAN CHAINS	TSCHANZ, JAMES W.
10010046	6642765	150	12/06/2001	TRANSMISSION-GATE BASED FLIP-FLOP	TSCHANZ, JAMES W.
10267951	6784722	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY	TSCHANZ, JAMES W.

				BIAS GRID	
<u>10328573</u>	<u>7120804</u>	150	12/23/2002	METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION THROUGH DYNAMIC CONTROL OF SUPPLY VOLTAGE AND BODY BIAS INCLUDING MAINTAINING A SUBSTANTIALLY CONSTANT OPERATING FREQUENCY	TSCHANZ, JAMES W.
<u>10330544</u>	<u>6806739</u>	150	12/30/2002	TIME-BORROWING N-ONLY CLOCKED CYCLE LATCH	TSCHANZ, JAMES W.
<u>10334410</u>	<u>6784688</u>	150	12/30/2002	SKEWED REPEATER BUS	TSCHANZ, JAMES W.
<u>10334746</u>	Not Issued	71	12/31/2002	Method and apparatus for bus repeater tapering	TSCHANZ, JAMES W.
<u>10673283</u>	Not Issued	161	09/30/2003	Local bias generator for adaptive forward body bias	TSCHANZ, JAMES W.
<u>10703562</u>	<u>7096433</u>	150	11/10/2003	METHOD FOR POWER CONSUMPTION REDUCTION	TSCHANZ, JAMES W.
<u>10738216</u>	<u>7020041</u>	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TSCHANZ, JAMES W.
<u>10745029</u>	<u>7015741</u>	150	12/23/2003	ADAPTIVE BODY BIAS FOR CLOCK SKEW COMPENSATION	TSCHANZ, JAMES W.
<u>10746759</u>	<u>7051295</u>	150	12/23/2003	IC DESIGN PROCESS INCLUDING AUTOMATED REMOVAL OF BODY CONTACTS FROM MOSFET DEVICES	TSCHANZ, JAMES W.
<u>10747805</u>	<u>7075180</u>	150	12/29/2003	METHOD AND APPARATUS FOR APPLYING BODY BIAS TO INTEGRATED CIRCUIT DIE	TSCHANZ, JAMES W.
<u>10792262</u>	<u>6917237</u>	150	03/02/2004	TEMPERATURE DEPENDENT REGULATION OF THRESHOLD VOLTAGE	TSCHANZ, JAMES W.
<u>10812894</u>	Not Issued	71	03/31/2004	SRAM device having forward body bias control	TSCHANZ, JAMES W.
<u>10813084</u>	<u>6992603</u>	150	03/31/2004	SINGLE-STAGE AND MULTI-STAGE LOW POWER INTERCONNECT ARCHITECTURES	TSCHANZ, JAMES W.
<u>10873243</u>	<u>6970018</u>	150	06/23/2004	CLOCKED CYCLE LATCH	TSCHANZ, JAMES

				CIRCUIT	W.
<u>10879486</u>	Not Issued	61	06/30/2004	Method, apparatus and system of adjusting one or more performance-related parameters of a processor	TSCHANZ, JAMES W.
<u>10880988</u>	Not Issued	93	06/30/2004	INTERCONNECT STRUCTURE IN INTEGRATED CIRCUITS	TSCHANZ, JAMES W.
<u>10947765</u>	<u>7183795</u>	150	09/23/2004	MAJORITY VOTER APPARATUS, SYSTEMS, AND METHODS	TSCHANZ, JAMES W.
<u>10947869</u>	<u>7109776</u>	150	09/23/2004	GATING FOR DUAL EDGE-TRIGGERED CLOCKING	TSCHANZ, JAMES W.
<u>10953199</u>	<u>7282966</u>	150	09/28/2004	FREQUENCY MANAGEMENT APPARATUS, SYSTEMS, AND METHODS	TSCHANZ, JAMES W.
<u>10953865</u>	Not Issued	161	09/30/2004	System and method for applying within-die adaptive body bias	TSCHANZ, JAMES W.
<u>10954256</u>	Not Issued	71	09/29/2004	Control circuitry in stacked silicon	TSCHANZ, JAMES W.
<u>10955383</u>	<u>7247930</u>	150	09/30/2004	POWER MANAGEMENT INTEGRATED CIRCUIT	TSCHANZ, JAMES W.
<u>10982266</u>	<u>7106128</u>	150	11/03/2004	PROCESSOR APPARATUS WITH BODY BIAS CIRCUITRY TO DELAY THERMAL THROTTLING	TSCHANZ, JAMES W.
<u>11018011</u>	Not Issued	161	12/20/2004	Body biasing for dynamic circuit	TSCHANZ, JAMES W.
<u>11018016</u>	Not Issued	61	12/20/2004	Body biasing methods and circuits	TSCHANZ, JAMES W.
<u>11038134</u>	<u>7164307</u>	150	01/21/2005	BIAS GENERATOR FOR BODY BIAS	TSCHANZ, JAMES W.
<u>11038394</u>	<u>7236045</u>	150	01/21/2005	BIAS GENERATOR FOR BODY BIAS	TSCHANZ, JAMES W.
<u>11053788</u>	<u>7236005</u>	150	02/09/2005	MAJORITY VOTER CIRCUIT DESIGN	TSCHANZ, JAMES W.
<u>11059174</u>	Not Issued	41	02/16/2005	Representative majority voter for bus invert coding	TSCHANZ, JAMES W.
<u>11094574</u>	Not Issued	61	03/31/2005	Method and apparatus to adjust die frequency	TSCHANZ, JAMES W.
<u>11134450</u>	Not Issued	95	05/23/2005	REDUCING POWER CONSUMPTION IN INTEGRATED CIRCUITS	TSCHANZ, JAMES W.
<u>11295400</u>	Not Issued	30	12/06/2005	Component reliability budgeting system	TSCHANZ, JAMES W.

11314236	7190286	150	12/22/2005	SINGLE-STAGE AND MULTI-STAGE LOW POWER INTERCONNECT ARCHITECTURES	TSCHANZ, JAMES W.
11320789	Not Issued	93	12/30/2005	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TSCHANZ, JAMES W.
11321100	Not Issued	25	12/29/2005	Reliability degradation compensation using body bias	TSCHANZ, JAMES W.
11324628	Not Issued	41	01/03/2006	Bidirectional body bias regulation	TSCHANZ, JAMES W.
11486030	Not Issued	30	07/14/2006	Method and apparatus for power consumption reduction	TSCHANZ, JAMES W.
11758124	Not Issued	20	06/05/2007	DELAY FAULT DETECTION USING LATCH WITH ERROR SAMPLING	TSCHANZ, JAMES W.
11825252	Not Issued	25	07/03/2007	Power mangement integrated circuit	TSCHANZ, JAMES W.

[Search and Display More Records.](#)

	Last Name	First Name	
Search Another: Inventor	<input type="text" value="tschanz"/>	<input type="text" value="james"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)